Abstract
Introduction
Recently. reconfigurable hardware platforms based on Field Programmable Gate Anays (FPGAs) have been widely used due to their flexible reconfiguration. However, FPGA reconfiguration requires substantial time delays; also, FP-GAS must sit idle during reconfiguration. Current reconfigurable hardware platforms cannot fully exploit this reconfiguration flexibility.
Optically reconfigurable ( programmable ) gate arrays have k e n developed to improve the slow reconfiguration time of conventional FPGAs.[lI[21 These devices have extremely short configuration time allowing for dynamic reconfiguration. They basically integrate three main components: an array of Vertical Cavity Surface Emitting Lasers (VCSELs) ; an optical holographic memory; and a VLSI chip. The enhanced reconfiguration capability of these devices can allow us to use hardware resources on the device as if they were software. Therefore, the device is useful for increasing processing speed of current software operations.
However, ORGAs suffer from high configuration power consumption because optical-portion efficiency is very low; also, the frequency of reconfiguration operations is much 0-7803-7574-2/02/$17.00 02002 IEEE higher than that of conventional FPGAs. Power consump tion of the reconfiguration portion must be reduced in order to use ORGAs widely instead of conventional ApplicationSpecific Integrated Circuits (ASICs), FPGAs, Microhcessing Units (MPUs), and so on.
This paper introduces a new architecture for ORGAs, called the Optically Differential Reconfigurable Gate Array (ODRGA), for the purpose of reducing configuration power consumption. Section 2 describes ORGA architecture and optical configuration circuit efficiency, which are fundamental to the ODRGA. The differential reconfiguration strategy and its circuit for the ODRGA are shown in section 3. Estimation of the configuration power consump tion comparison between the ODRGA and conventional OR-GAS are theoretically presented in section 4. Finally, configuration power consumption and area occupied by the configuration circuit for the ODRGA are discussed.
Optically Reconfigurable Gate Array

ORGA architecture
An ORGA makes it possible to optically reconfigure the gate array poltion in a very short time allowing for rapid dynamic reconfiguration. Rapid dynamic reconfiguration capability is achieved by integrating three main components: an optical holographic memory that contains a large set of configuration contexts; an array of VCSELs used to address the optical holographic memory; and a VLSI chip that combines a gate array and photodetectors. Tne VLSI chip consists of configurable logic blocks, configurable switching matnx, and configurable VO blocks, which have many photodiodes to detect light through the optical holographic memory from the laser light sources in parallel. Functionality of the VLSI chip, which is defined by the configuration data stored in optical holographic memory, is basically identical to conventional FPGAs.
The ODRGA also consists of the same three main components. However, configuration circuits of the VLSI chip and configuration data stored in the optical holographic mem. ory differ from those of ORGAs. Differences are based on a differential reconfiguration strategy that is shown in section
3.
The next subsection clarifies optical power Row and the issue of high configuration power consumption applicable to both the ODRGA and ORGAs.
Optical circuit power efficiency
As described previously, an ORGA has many photodetectors which detect optical configuration data stored in an optical holographic memory and an array of lasers to address optical holographic memory. While the ORGA is being dynamically reconfigured, extensive optical configuration circuits, including photodetectors and the array of laser lightsources. switchon andoffrepeatedly closetothe switching speed of the gate array portion. As a result, power consumption of the optical configuration circuit becomes dominant. Figure 1 shows power flow of the optical configuration circuit to analyze dominant power consumption. In the optical configuration circuit of an ORGA, putting aside peripheral circuits to configure this device, a configuration controller, buffers, and latches, the remaining components requiring power are charge integrated photocircuits on the gate array portion and laser light sources. Using power consumption PpD of the charge integrated photocircuits and power consumption Phcr of laser light sources, the following equation describes n e c e s s q total power Pc to supply the laser and the charge integrated photocircuit:
In the charge-integrated photocircuit, power is consumed to step up the junction capacitor voltage of photodiodes from OV to a power supply voltage. Power PpD is given as
where C , is the junction capacitance of a photodiode, V is the power supply voltage, f c is the reconfiguration frequency, n is the number of photocircuits, and K is the switching activity of the photocircuit, which is defined as the expected number of irradiations during one clock cycle. On the other hand, the power to supply the laser is calculated using the efficiency qL of a laser, diffraction efficiency q D of an optical holographic memory, and quantum efficiency qQ of a photodiode, as 
; Diffraction Efficiency ; Quantum Efficiency ; Laser Light Frequency ; Power Supply Voltage C = Light velocity in a vacuum ?. =Wave length.
The equivalent constant value in parentheses is calculatedusingconstants applicable toalmost all ORGAs. which are determined by Table I , as follows:
In general, power consumption PL of a gate on the gate array portion is the same as the Eq. (4) without the constant value in parentheses. Comparison of an optical configuration circuit and a gate on the gate array poItion shows that, if it is assumed that the junction capacitance C , is equal to or more than the load of a gate, power supply voltage, switching activity. and the number of optical circuit are equal to those of the gate, power consumption of an optical configuration circuit is at least three hundred times greater than that of a gate:
In most cases, junction capacitance C, of a photodiode is larger than the load of a gate because large size photodiodes are implemented on the VLSl chip to aid positioning accuracy between the VLSI chip and optical holographic memory. The power consumption ratio of an optical configuration circuit to a gate is larger than the representation in Eq. (6). Therefore, it is crucial to reduce the reconfigured power consumption of an ORGA in order to decrease overall power consumption of the ORGA.
The best way to reduce configuration power consumption without decreasing configuration frequency is to ahhreviate the number of laser irradiations per configuration. The following describes this process in detail.
Optically Differential Reconfigurable Gate Array
Differential Reconfiguration Strategy
To realize a low-consumption ORGA, we propose a Differential Reconfiguration Strategy which can decrease the number of changing bits in configuration data of an ORGA. In this strategy, each configuration data for logic blocks, switching matrix, and VO blocks are sheared into small segments. An overall configuration bit-length S using the bitlength Nu of a small segment in logic blocks, the bit-length NsM in switching matrix, and the bit-length N,, in I/O blocks is expressed as the following equation:
where Ku. KsM, and K,, denote the number of segments included in logic blocks, the switching matrix, and W O blocks, respectively. The following mscussion uses bit-length N. where the inverse variable I, also takes a binary [0, 1] 
This means that the next configuration vectorp is generated using the previous configuration vector a when the next configuration vector fl is more similar to the previous configuration vector a than its inversion vector s, in contrast, the vector B is generated using vector i i when an adverse condition obtains. 
which completely expresses configuration data written to an optical memory segment.
Circuit
The configuration circuit for a small segment consists of charge-integrated photocircuits, Toggle flip-flops (T-FFs), and exclusive-OR gates (EXORs), as shown in Fig. 2 to charge the junction capacitances of photodiodes. After charging is completed, Laser light is irradiated onto the photodiodes and junction capacitances of photodiodes that the Laser light impinges are discharged. While it is being charged and irradiated, previous configuration pattem stored in T flip-flops provides the gate array portion. When a clock signal is raised after fully discharging junction capacitance, the T flip-flops connected to photodiodes that the Laser light impinges flip, while the other flip-flops keeps the values that have already been set and the new configuration pattem is provided into the gate array ponion. In addition, the configuration hit corresponding to I , is also configured in the same manner. The configuration bit, which is disrelated to the configuration of the gate array ponion, indicates whether outputs of T-FFs are inversed using EXORs. These circuits are detailed in Fig. 3 . The circuits use TFFs with asynchronous Reset not to damage the ODRGA when its programmable circuit works before configuring it. The RESET function consists of one transistor, which is activated when Laser light illuminates all photodiodes and RESET, REFRESH. and CLOCK signals are kept to High, Low, and Low. An EXOR is shared a NOT logic with T-FF. The configuration circuit can be implemented in relatively small area and performed by a simple procedure.
Comparison
Power consumption comparison
The configuration power consumption of both the ORGA and the ODRGA is proportional to switching activity of the optical configuration circuit. Here, it is assumed that both (b) the ORGA and the ODRGA are continuously given a configuration context and dynamically reconfigured. Under that condition, power consumption of the ODRGA compared with conventional ORGAs is estimated by computing both switching activity factors. First, the configuration switching activity of conventional ORGAs is estimated. A set of the N-dimensional vectors that denotes configuration data in a segment is defined as A: it is assumed that a configuration context uniformly includes all vectors belonging to the set A. The average number of writing ' I' corresponding to laser irradiation is calculated by counting the number of bit '1' of all vectors belonging to set A and dividmg it by the number 2N of the vectors. Moreover, switching activity is calculated where NCr is a combination. Total configuration power consumption is derived by substituting Eq. (14) for Eq. (4). as Similarly, configuration switching activity of an ODRGA can be estimated. In the case of ODRGA. the number of irradiations in one configuration is equal to the number of bit ' 1 ' of a complete differential configuration vector f including a differential vector y and an inverse variable I,. A set of N-dimensional vectors that denotes configuration data in a segment is also defined as A. We also assume that a configuration context uniformly includes all vectors belonging to the set A. Thus, an arbitrary previous configuration vector a. an arbitrary next configuration vector 6 , and an arbitrary differential configuration vector y are elements of capital A.
There, function f is a mapping; relationships show that the function f is bijective and an identity map. Thus. estimation for both all previous configuration vectors and all subsequent configuration vectors belonging to A is unnecessary because a set of mapping from all previous configuration vectors a ( ] ) , d2), ..,a(") for an arbitrary next configuration vector flL" is equal to one for the other next Configuration vectors fl"". Therefore, switching activity is calculated using only previous configuration vector a and 
Area comparison
In this subsection. the implementation area comparison between the ODRGA andORGAs is estimated. The number T of transistors necessary for a segment of the ODRGA is estimated as the following equation. T = 19N+ 17.
(22)
Configuration bits
In that equation, N denotes 'the number of configuration bits included in the segment: the constant is the number of transistors included in an I, circuit. On the other hand, a conventional ORGA requires latchs which consist of an input buffer, two NOT logics, a transmission gate and a FET for RESET in addition to a photodiode and a FET to charge its junction capacitance. The configuration circuit of the ORGA requires tatal 10 transistors. In the case of using 0.35um process, the area occupied by configutation circuit in a segment with 4 bit length is estimated for both an ODRGA and an ORGA, as shown table 2. The configuration circuit of the ODRGA requires implementation area that is equal lo 1.7 times that of the ORGA. The implementation area decreases concomitant with a more advanced process technology.
Conclusion
In this paper, configuration power consumption of OR-GAS and ODRGAs has been estimated theoretically. A simple architecture to reduce configuration power consumption for ORGAs, called Differential Optically Reconfigurable Gate Arrays, has been proposed. As the result, power consumption of the ODRGA was reduced by up to 25% compared with that of conventional ORGAs. However, the configuration circuit of the ODRGA requires implementation area greater than that of the ORGA. Although the implementation area decreases concomitant using a more advanced process technology, this issue remains a subject of further study.
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